TSMC-02-1050

October 15, 2003

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/619,114 07/14/03

Yi-Ming Sheu et al.

NARROW WIDTH EFFECT IMPROVEMENT WITH PHOTORESIST PLUG PROCESS AND STI CORNER ION IMPLANTATION

Grp. Art Unit:

## INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on October 20, 2003.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

0/20/03

TSMC-02-1050

- U.S. Patent 6,162,679 to Lin, "Method of Manufacturing DRAM Capacitor," discloses a method of forming trench type DRAM capacitor.
- U.S. Patent 5,960,276 to Liaw et al., "Using an Extra Boron Implant to Improve the NMOS Reverse Narrow Width Effect in Shallow Trench Isolation Process," describes a method to reduce the reverse narrow width effect.
- U.S. Patent 6,228,726 to Liaw, "Method to Suppress CMOS Device Latchup and Improve Interwell Isolation," discloses a boron implant used to dope a region under an open trench to improve latchup immunity and to increase the N+ to N well and P+ to P well isolation.
- U.S. Patent 5,296,392 to Grula et al., "Method of Forming Trench Isolated Regions with Sidewall Doping," discusses a CVD process with dichlorosilane as the silicon source gas and diborane as the source of the boron dopant.
- U.S. Patent 6,277,697 to Lee, "Method to Reduce Inverse-Narrow-Width Effect," discusses a tilted boron implant performed through a pad oxide into a substrate.

TSMC-02-1050

- U.S. Patent 6,245,639 to Tsai et al., "Method to Reduce a Reverse Narrow Channel Effect for MOSFET Devices," discusses the RNCE being reduced by a large angle N ion implant into sidewalls of a trench which blocks B ions from migrating to an STI/well interface.
- U.S. Patent 6,331,458 to Anjum et al., "Active Region Implant Methodology Using Indium to Enhance Short Channel Performance of a Surface Channel PMOS Device," describes a method for implanting indium ions in an active region between two field oxide regions formed by a LOCOS method.
- U.S. Patent 6,504,219 to Puchner et al., "Indium Field Implant for Punchthrough Protection in Semiconductor Devices," discusses a technique for forming an indium field implant at the bottom of an STI trench to strengthen the p-well under field oxide, but to not weaken the n-well under the field oxide.

Sincerely,

Stephen B. Ackerman

Req. No. 37761

orm PTO-			ነአ፤	וט	ر ا	0611	ロドウ	ITATION	TSMC-0	2-105	0	0/619	,114	
PEINCO	mm)					ICAT		HAHOR	Applicant Yi-	Mino	Sh	eu e	t al	
2 3003	\ ! !Us					مدددمتم			FHing Date 07	14/03	Or e	אל אל נאינ	·	
	<del>]</del>							U. S'. PAT	ENT DOCUME					
I BAUTA	DC	ססטשנאד אטעונוג					צ		NUME		ш	mecri	ንላህ/ነ በተሌ ት	
	6	1		16	70	lalı	9/00	Lin	<u></u>	4	-38	253	5/0	0/
<u> </u>		П		1	$\Box$	10/0	2/99	Lian	1 + 1		+38	224	1	8/0
			T				1	1 .			-38	294	3/1	<u>.                                    </u>
	l			1	96	1	1.	Gru	a et a	•	t37	34	2/2	ul
			T	Γ		,	1	\	(a el a		138	296	ulc	5/0
		27				7	4/01	Lee '			+38	424	2/0	
			-T			6/1	1	) sai	<u>e</u> ( a.,		+38 +38	107	01	 3 4
				1	1	7	18/01	HALU			-	221	91	21
	9	5 0	2 4	2	110	111	7(03	Puch	ner el	al.	<u> 257</u>	371	71.	21
	╁	$\vdash$	-	-	$\left  \cdot \right $									
	-	++	- -	╬		-					<del></del>			
		<u> </u>	$\perp$					EODEICH D	ATENT DOCU	UENTS		<u> </u>	<u> </u>	
	DOCUMENT NUMBER DATE				T 01	<del></del> -		OREIGN PATENT DOCUMENTS			SUBCIASS.	Yranal	ation	
	μ~		····	T	T	<u>ــــــــــــــــــــــــــــــــــــ</u>					cuss		YES	1 ,
	<del> </del>		-	-	- -   -									1
	_		_	-									·	1
														_
														_
						<del></del>		OTHER DO	CUMENTS (In:	dudng Lutoi	. אטרו. ס	sto, Portinorx	Pagos, E	ic.)
						·								
	-				. <u> </u>									
}	+	-												
	_	_							······································					
EXAMMER		<del></del>							DATE CONSDERE	0				

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered, Include copy of this form with next communication to the applicant